This paper discusses a frame-buffer architecture

in which

three parallel techniques(SIMD

Memory cross and Pipeline) and CACHE are used to improve the bandwidth of frame buffer. The proposed system permits parallel access to an N/2 pixels rectangle. The rectangle can be a row

a column or an array. Z-buffer of the system can improve the efficience of hidden-surface algorithm.